Hardware implementation of a modified delay-coordinate mapping-based QRS complex detection algorithm
EURASIP Journal on Applied Signal Processing
MIMD implementation with PicoBlaze microprocessor using MPI functions
CompSysTech '07 Proceedings of the 2007 international conference on Computer systems and technologies
Processor Description Languages
Processor Description Languages
Effective uses of FPGAs for brute-force attack on RC4 ciphers
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Design a high-speed control system for multiple sets of programmable DC electronic loads
CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
Software defined adaptive codec for cognitive radio
WSEAS TRANSACTIONS on COMMUNICATIONS
Spectrum sensing smart codec design for cognitive radio
ICOSSSE '09 Proceedings of the 8th WSEAS international conference on System science and simulation in engineering
| Hi-index | 0.00 |
Table of contents Foreword Preface Acknowledgments Chapter 1: Introduction to VHDL Chapter 2: Behavioral Modeling Chapter 3: Sequential Processing Chapter 4: Data Types Chapter 5: Subprograms and Packages Chapter 6: Predefined Attributes Chapter 7: Configurations Chapter 8: Advanced Topics Chapter 9: Synthesis Chapter 10: VHDL Systems Chapter 11: High Level Design Flow Chapter 12: Top-Level System Design Chapter 13: CPU: Synthesis Description Chapter 14: CPU: RTL Simulation Chapter 15: CPU Design: Synthesis Results Chapter 16: Place and Route Chapter 17: CPU: VITAL Simulation Chapter 18: At Speed Debugging Techniques Appendix A: Standard Logic Package Appendix B: VHDL Reference Tables Appendix C: Reading VHDL BNF Appendix D: VHDL93 Updates Index About the Author