Value Prediction in Engineering Applications
Proceedings of the 14th International conference on Industrial and engineering applications of artificial intelligence and expert systems: engineering of intelligent systems
Time-constrained scheduling of large pipelined datapaths
Journal of Systems Architecture: the EUROMICRO Journal
| Hi-index | 0.04 |
From the Publisher:The CAD tool PIPE has been developed in response to the increased speed requirement and complexity of ASIC executable tasks. High level synthesis offers more complex ASIC design solutions, now emerging in academic and industrial design environments. In this timely resource, the applicability of the PIPE tool is considered in the context of the field towards hardware / software co--design and system level synthesis.Increasing interest in high-level logic synthesis as designs with 200 million transistors on a single chip become commonplaceStep-by-step tutorial in the CAD tool "PIPE", illustrating the applications potential, including the advantages, drawbacks and benchmark resultsSupplementary CD-ROM including synthesis subroutines and benchmarksProfessional hardware engineers and researchers who are familiar with high level synthesis or related topics would find this to be a valuable reference resource. Also, MSc and PhD students studying or researching high level synthesis or related topics could use the book as a tutorial text to accompany existing works on this rapidly evolving topic.