More enhancements of the simplescalar tool set

Authors:
Naraig Manjikian
Affiliations:
Queen's University, Kingston, Ontario, Canada
Venue:
ACM SIGARCH Computer Architecture News
Year:
2001

Citing 6
Cited 0

High performance parallel logic simulations on a network of workstations

PADS '93 Proceedings of the seventh workshop on Parallel and distributed simulation
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
The SimpleScalar tool set, version 2.0

ACM SIGARCH Computer Architecture News
Multiprocessor enhancements of the SimpleScalar tool set

ACM SIGARCH Computer Architecture News
Cache Profiling and the SPEC Benchmarks: A Case Study

Computer
Tuning Memory Performance of Sequential and Parallel Programs

Computer

Quantified Score

Hi-index	0.00

Visualization

Abstract

An earlier paper described enhancements to the SimpleScalar tool set for functional multiprocessor simulation and visualization of cache coherence, and the software was made available at http://www.simplescalar.org. This paper describes additional enhancements to the SimpleScalar tool set. The enhancements include memory access visualization for uniprocessor and multiprocessor simulation, mnltiprocessor enhancement of the DLite! debugger that is included with SimpleScalar, modifications to the GNU tools to use conventional register names in assembly language, and a tool to embed C source code as comments in the assembly language output of the compiler. These enhancements were inspired in part by research needs and in part by a desire to improve the utility of the SimpleScalar tool set in education. Undergraduate and graduate students at Queen's University have used several of these enhancements in both coursework and research, and the software for the enhancements will be released for wider use in the computer architecture community.