Tradeoffs in power-efficient issue queue design

Authors:
Alper Buyuktosunoglu;David H. Albonesi;Pradip Bose;Peter W. Cook;Stanley E. Schuster
Affiliations:
University of Rochester;University of Rochester;IBM T. J. Watson Research Center;IBM T. J. Watson Research Center;IBM T. J. Watson Research Center
Venue:
Proceedings of the 2002 international symposium on Low power electronics and design
Year:
2002

Citing 5
Cited 7

Complexity-effective superscalar processors

Proceedings of the 24th annual international symposium on Computer architecture
Energy-effective issue logic

ISCA '01 Proceedings of the 28th annual international symposium on Computer architecture
Energy: efficient instruction dispatch buffer design for superscalar processors

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
POWER4 system microarchitecture

IBM Journal of Research and Development
Early-stage definition of LPX: a low power issue-execute processor

PACS'02 Proceedings of the 2nd international conference on Power-aware computer systems

State-Preserving vs. Non-State-Preserving Leakage Control in Caches

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Back-end assignment schemes for clustered multithreaded processors

Proceedings of the 18th annual international conference on Supercomputing
A scalable low power issue queue for large instruction window processors

Proceedings of the 20th annual international conference on Supercomputing
Late-binding: enabling unordered load-store queues

Proceedings of the 34th annual international symposium on Computer architecture
On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation

Journal of Systems Architecture: the EUROMICRO Journal
Exploring the potential of architecture-level power optimizations

PACS'03 Proceedings of the Third international conference on Power - Aware Computer Systems
AVF-driven parity optimization for MBU protection of in-core memory arrays

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

A major consumer of microprocessor power is the issue queue. Several microprocessors, including the Alpha 21264 and POWER4TM, use a compacting latch-based issue queue design which has the advantage of simplicity of design and verification. The disadvantage of this structure, however, is its high power dissipation.In this paper, we explore different issue queue power optimization techniques that vary not only in their performance and power characteristics, but in how much they deviate from the baseline implementation. By developing and comparing techniques that build incrementally on the baseline design, as well as those that achieve higher power savings through a more significant redesign effort, we quantify the extra benefit the higher design cost techniques provide over their more straightforward counterparts.