An engineering environment for hardware/software co-simulation

Authors:
David Becker;Raj K. Singh;Stephen G. Tell
Affiliations:
Univ. of Carolina at Chapel Hill, Chapel Hill;Univ. of Carolina at Chapel Hill, Chapel Hill;Univ. of Carolina at Chapel Hill, Chapel Hill
Venue:
Readings in hardware/software co-design
Year:
2001

Citing 1
Cited 1

Pixel-planes 5: a heterogeneous multiprocessor graphics system using processor-enhanced memories

SIGGRAPH '89 Proceedings of the 16th annual conference on Computer graphics and interactive techniques

Using Dynamic Runtime Testing for Rapid Development of Architectural Simulators

International Journal of Parallel Programming

Quantified Score

Hi-index	0.00

Visualization

Abstract

We describe an environment supporting concurrent hardware and software engineering for high performance systems. In place of a conventional bread-boarded prototype, we used distributed communicating processes to allow software and simulated hardware to interact. We extended the Candence Verilog-XL simulator to enable software debugging and testing using hardware simulation. The environment was proven during a successful system design.