Scientific computing on the Itanium™ processor

Authors:
Bruce Greer;John Harrison;Greg Henry;Wei Li;Peter Tang
Affiliations:
Intel Corporation;Intel Corporation;Intel Corporation;Intel Corporation;Intel Corporation
Venue:
Proceedings of the 2001 ACM/IEEE conference on Supercomputing
Year:
2001

Citing 6
Cited 1

Design of the IBM RISC System/6000 floating-point execution unit

IBM Journal of Research and Development
ARM Architecture Reference Manual

ARM Architecture Reference Manual
Itanium Architecture for Software Developers

Itanium Architecture for Software Developers
When Caches Aren't Enough: Data Prefetching Techniques

Computer
The IA-64 Architecture at Work

Computer
Optimizing Software Data Prefetches with Rotating Registers

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques

Bridge floating-point fused multiply-add design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The 64-bit Intel® Itanium™ architecture is designed for high-performance scientific and enterprise computing, and the Itanium processor is its first silicon implementation. Features such as extensive arithmetic support, predication, speculation, and explicit parallelism can be used to provide a sound infrastructure for supercomputing. A large number of high-performance computer companies are offering Itanium™-based systems, some capable of peak performance exceeding 50 GFLOPS. In this paper we give an overview of the most relevant architectural features and provide illustrations of how these features are used in both low-level and high-level support for scientific and engineering computing, including transcendental functions and linear algebra kernels.