Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot

Authors:
Noboru Tanabe;Junji Yamamoto;Hiroaki Nishi;Tomohiro Kudoh;Yoshihiro Hamada;Hironori Nakajo;Hideharu Amano
Affiliations:
TOSHIBA R & D Center, 1 Komukai-Toshiba-cho, Saiwai-ku, Kawasaki, 210-8582, Japan;RWCP Tsukuba Research Center, Tsukuba Mitsui Building, Tsukuba, 305-0032, Japan;RWCP Tsukuba Research Center, Tsukuba Mitsui Building, Tsukuba, 305-0032, Japan;RWCP Tsukuba Research Center, Tsukuba Mitsui Building, Tsukuba, 305-0032, Japan;Tokyo University of Agriculture and Technology, Naka-cho Koganei, 184-8588, Japan;Tokyo University of Agriculture and Technology, Naka-cho Koganei, 184-8588, Japan;Keio University, Hiyoshi Yokohama, 223-8522, Japan
Venue:
Cluster Computing
Year:
2002

Citing 6
Cited 2

Shasta: a low overhead, software-only approach for supporting fine-grain shared memory

Proceedings of the seventh international conference on Architectural support for programming languages and operating systems
Architecture and implementation of MEMORY CHANNEL 2

Digital Technical Journal
The design and evaluation of high performance communication using a Gigabit Ethernet

ICS '99 Proceedings of the 13th international conference on Supercomputing
The Memory-Integrated Network Interface

IEEE Micro
PM: An Operating System Coordinated High Performance Communication Library

HPCN Europe '97 Proceedings of the International Conference and Exhibition on High-Performance Computing and Networking
RHiNET: A Network for High Performance Parallel Computing Using Locally Distributed Computers

IWIA '99 Proceedings of the 1999 International Workshop on Innovative Architecture

A new ultra-low latency message transfer mechanism

CSN '07 Proceedings of the Sixth IASTED International Conference on Communication Systems and Networks
Design of an application-dependent static-based shared memory network

ICA3PP'12 Proceedings of the 12th international conference on Algorithms and Architectures for Parallel Processing - Volume Part II

Quantified Score

Hi-index	0.00

Visualization

Abstract

The communication architecture of the DIMMnet-1 network interface based on MEMOnet is described. MEMOnet is a class of a network interface plugged into a memory slot. This paper proposes three message transfer mechanisms named atomic on-the-fly sending (AOTF), block on-the-fly sending (BOTF) and OTF receiving with selective address translation. The DIMMnet-1 prototype will have an ASIC named Martini, two banks of PC133 based SO-DIMM slots and an 8 Gbps full duplex optical link. The software overhead incurred to generate a message is only 1 CPU cycle and the estimated hardware delay is 105 ns using AOTF. The estimated hardware delay for receiving to on chip memory using OTF receiver is 90 ns. The estimated achievable sending bandwidth of DIMMnet-1 using BOTF is 984 MB/s which was observed in our experiments. This bandwidth is 7.4 times higher than the maximum bandwidth of PCI. This high performance is available even when simultaneous sending and receiving are executed on a cheap personal computer with DIMM slots. This paper also discribes the effects of BOTF for a PCI-based NIC.