An Approach to the Specification and Verification of a Hardware Compilation Scheme

  • Authors:
  • Jonathan P. Bowen;He Jifeng

  • Affiliations:
  • South Bank University, Centre for Applied Formal Methods, School of Computing, Information Systems and Mathematics, Borough Road, London SE1 0AA, UKjonathan.bowen@sbu.ac.uk;The United Nations University, International Institute for Software Technology, PO Box 3058, Macaujifeng@iist.unu.edu

  • Venue:
  • The Journal of Supercomputing
  • Year:
  • 2001

Quantified Score

Hi-index 0.00

Visualization

Abstract

The use of Field Programmable Gate Arrays (FPGA) to produce custom hardware circuits rapidly using a completely software-based process is becoming increasingly widespread. Specialized Hardware Description Languages (HDL) are used to describe and develop the required circuits. In this paper, we advocate using an even more general purpose programming language, based on Occam, for the automatic compilation of high-level programs to low-level circuits. The parallel constructs of Occam can map directly to hardware as conveniently as to software, with potentially dramatic speed-up of highly parallel algorithms. We demonstrate that the compilation process can be verified using algebraic refinement laws, increasing the confidence in its correctness. Verification is particularly important in high-integrity systems where safety or security is paramount. A prototype compiler has also been produced very directly from the theorems using the logic programming language Prolog.