Roundtable: Adding Reconfigurable Logic to SOC Designs

Authors:
IEEE Design & Test Staff
Affiliations:
-
Venue:
IEEE Design & Test
Year:
2001

Citing 0
Cited 2

Hybrid BIST for System-on-a-Chip Using an Embedded FPGA Core

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
FPGA based distributed self healing architecture for reusable systems

Cluster Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

(available without subscription)No abstract available.