The TX1 32-Bit Microprocessor: Performance Analysis, and Debugging Support

Authors:
Misao Miyata;Hidechika Kishigami;Kosei Okamoto;Shigeo Kamiya
Affiliations:
-;-;-;-
Venue:
IEEE Micro
Year:
1988

Citing 2
Cited 1

High-tech horsepower

BYTE
A hardware architecture for implementing protection rings

Communications of the ACM

Design-for-debugging of application specific designs

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

The 32-bit TX1 microprocessor, developed to meet the architectural specification of Japan's TRON (The Real-Time-Operating Nucleus) project, has been given a loosely coupled pipeline structure to meet the demands of high-performance systems. The authors discuss the design architecture of the TX1, provide some performance analysis for the design, and describe the debugging feature provided on the processor. Results for several benchmark programs show that the average performance of the TX1 is over 5 MIPS (million instructions per second).