Pulse Arithmetic in VLSI Neural Networks

Authors:
Alan F. Murray
Affiliations:
-
Venue:
IEEE Micro
Year:
1989

Citing 7
Cited 3

VLSI implementation of a neural network memory with several hundreds of neurons

AIP Conference Proceedings 151 on Neural Networks for Computing
Electronic neural networks

AIP Conference Proceedings 151 on Neural Networks for Computing
An artificial neural network integrated circuit base on MNOS/CCD principles

AIP Conference Proceedings 151 on Neural Networks for Computing
A massively parallel architecture for a self-organizing neural pattern recognition machine

Computer Vision, Graphics, and Image Processing
Computing Motion Using Analog and Binary Resistive Networks

Computer
Analog VLSI and neural systems

Analog VLSI and neural systems
Programmable analog pulse-firing neural networks

Advances in neural information processing systems 1

On the Performance of Pulsed and Spiking Neurons

Analog Integrated Circuits and Signal Processing
Analog VLSI Implementation of Artificial Neural Networks with Supervised On-Chip Learning

Analog Integrated Circuits and Signal Processing
Pulse-Based Circuits and Methods for Probabilistic Neural Computation

MICRONEURO '99 Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This review explores the use of biological signaling methods to build silicon networks. Recent designs using a technique called 'pulse stream', which employs fully analog, dynamic weight storage, are described. The pulse-stream concept is explained, and a comparison is made with conventional analog neural networks. An analog synapse based on the pulse-stream approach is presented. Chip details and simulation results are given.