Hardware Requirements for Neural Network Pattern Classifiers: A Case Study and Implementation

Authors:
Bernard E. Boser;Eduard Sackinger;Jane Bromley;Yann leCun;Lawrence D. Jackel
Affiliations:
-;-;-;-;-
Venue:
IEEE Micro
Year:
1992

Citing 5
Cited 2

Design of a neural network character recognizer for a touch terminal

Pattern Recognition
The appeal of parallel distributed processing

Parallel distributed processing: explorations in the microstructure of cognition, vol. 1
Handwritten digit recognition with a back-propagation network

Advances in neural information processing systems 2
Relaxation networks for large supervised learning problems

NIPS-3 Proceedings of the 1990 conference on Advances in neural information processing systems 3
The DSP32C: AT&T's Second Generation Floating Point Digital Signal Processor

IEEE Micro

Parallel construction of minimal perfect hashing functions with neural networks

CSC '93 Proceedings of the 1993 ACM conference on Computer science
Provably bounded-optimal agents

Journal of Artificial Intelligence Research

Quantified Score

Hi-index	0.00

Visualization

Abstract

A special-purpose chip, optimized for computational needs of neural networks and performing over 2000 multiplications and additions simultaneously, is described. Its data path is particularly suitable for the convolutional architectures typical in pattern classification networks but can also be configured for fully connected or feedback topologies. A development system permits rapid prototyping of new applications and analysis of the impact of the specialized hardware on system performance. The power and flexibility of the processor are demonstrated with a neural network for handwritten character recognition containing over 133000 connections.