Implementing Precise Interruptions in Pipelined RISC Processors

Authors:
Chia-Jiu Wang;Frank Emnett
Affiliations:
-;-
Venue:
IEEE Micro
Year:
1993

Citing 4
Cited 3

High-tech horsepower

BYTE
Implementing Precise Interrupts in Pipelined Processors

IEEE Transactions on Computers
Computer architecture: a quantitative approach

Computer architecture: a quantitative approach
Dhrystone: a synthetic systems programming benchmark

Communications of the ACM

Precise Interrupts

IEEE Micro
Hardware/Software Cost Analysis of Interrupt Processing Strategies

IEEE Micro
Design, implementation, and evaluation of a low-complexity vector-core for executing scalar/vector instructions

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Pipelining is an implementation technique that exploits parallelism among instructions. Imprecise interruption problems arise when a pipelined processor has multiple multicycle functional units because instruction completion might be out of order. An early issued, long-running instruction might generate an interruption after the completion of several short-running instructions issued later, resulting in an imprecise interruption. Four methods of providing precise interruptions with regard to performance degradation and cost of implementation are compared from the VLSI silicon resources perspective. Results provide valuable information for VLSI processor designers to consider if they include the precise interruption in their designs. The four methods are in-order instruction completion, reorder buffer, history file, and future file.