Hardware/Software Cost Analysis of Interrupt Processing Strategies

Authors:
Mansur H. Samadzadeh;Loai E. Garalnabi
Affiliations:
-;-
Venue:
IEEE Micro
Year:
2001

Citing 8
Cited 0

Checkpoint repair for high-performance out-of-order execution machines

IEEE Transactions on Computers
Implementing Precise Interrupts in Pipelined Processors

IEEE Transactions on Computers
Operating system design. Vol. 1: the XINU approach (PC edition)

Operating system design. Vol. 1: the XINU approach (PC edition)
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Interrupt Processing in Concurrent Processors

Computer
Implementing Precise Interruptions in Pipelined RISC Processors

IEEE Micro
Precise Interrupts

IEEE Micro
Interrupt Handling for Out-of-Order Execution Processors

IEEE Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

A new study compares the architectural design and implementation costs of five strategies that let pipelined processors support precise interrupts. Hardware dominates the cost of all strategies except checkpoint repair, which, depending on the implementation, can incur either high software or hardware costs.