Self-organizing maps
VLSI Design of Neural Networks
VLSI Design of Neural Networks
Digital Connectionist Hardware: Current Problems and Future Challenges
IWANN '97 Proceedings of the International Work-Conference on Artificial and Natural Neural Networks: Biological and Artificial Computation: From Neuroscience to Technology
Mixed Mode VLSI Implementation of a Neural Associative Memory
MICRONEURO '99 Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems
SOM Hardware with Acceleration Module for Graphical Representation of the Learning Process
MICRONEURO '99 Proceedings of the 7th International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems
An efficient hardware architecture for a neural network activation function generator
ISNN'06 Proceedings of the Third international conference on Advances in Neural Networks - Volume Part III
| Hi-index | 0.00 |
No clear consensus exists about how to exploit the potential for massively parallel implementations of artificial neural networks. Three hardware implementations demonstrate key issues surrounding their use.