Contention-Free 2D-Mesh Cluster Allocation in Hypercubes

Authors:
Lionel M. Ni;Stephen W. Turner;Betty H. C. Cheng
Affiliations:
-;-;-
Venue:
IEEE Transactions on Computers
Year:
1995

Citing 7
Cited 3

Processor allocation in an N-cube multiprocessor using gray codes

IEEE Transactions on Computers
Topological Properties of Hypercubes

IEEE Transactions on Computers
On Embedding Rectangular Grids in Hypercubes

IEEE Transactions on Computers
A Fast Recognition-Complete Processor Allocation Strategy for Hypercube Computers

IEEE Transactions on Computers
A fast storage allocator

Communications of the ACM
A Survey of Wormhole Routing Techniques in Direct Networks

Computer
A Top-Down Processor Allocation Scheme for Hypercube Computers

IEEE Transactions on Parallel and Distributed Systems

The Effects of Network Contention on Processor Allocation Strategies

IPPS '96 Proceedings of the 10th International Parallel Processing Symposium
Improving grid performance through processor allocation considering both speed heterogeneity and resource fragmentation

The Journal of Supercomputing
TLA: Temporal look-ahead processor allocation method for heterogeneous multi-cluster systems

Journal of Parallel and Distributed Computing

Quantified Score

Hi-index	14.98

Visualization

Abstract

Traditionally, each job in a hypercube multiprocessor is allocated with a subcube so that communication interference among jobs may be avoided. Although the hypercube is a powerful processor topology, the 2D mesh is a more popular application topology. This paper presents a 2D-mesh cluster allocation strategy for hypercubes. The proposed auxiliary free list processor allocation strategy can efficiently allocate 2D-mesh clusters without size constraints, can reduce average job turnaround time compared with that based on subcube allocation strategies, and can guarantee no communication interference among allocated clusters when the underlying hypercube implements deadlock-free E-cube routing. The proposed auxiliary free list strategy can be easily implemented on hypercube multicomputers to increase processor utilization.