IEEE Transactions on Software Engineering
IEEE Annals of the History of Computing
Executable specifications of multi-application multi-user interfaces
Executable specifications of multi-application multi-user interfaces
Why computers are computers: the SWAC and the PC
Why computers are computers: the SWAC and the PC
IEEE Annals of the History of Computing
The SWAC Design Features and Operating Experience
IEEE Annals of the History of Computing
SWAC-Standards Western Automatic Computer: The Pioneer Day Session at NCC July 1978
IEEE Annals of the History of Computing
Volume i. the automatic assignment and sequencing of computations on parallel processor systems. volume ii. program listings
A digital control design system
A digital control design system
Graph model analysis and implementation of computational sequences
Graph model analysis and implementation of computational sequences
Multiprocessors, semaphores, and a graph model of computation
Multiprocessors, semaphores, and a graph model of computation
Flow of control, resource allocation, and the proper termination of programs
Flow of control, resource allocation, and the proper termination of programs
A methodology for digital system design based on structural and functional modeling.
A methodology for digital system design based on structural and functional modeling.
Interactive systems with integral help
Interactive systems with integral help
Computer-aided design and evaluation of digital computer systems
Computer-aided design and evaluation of digital computer systems
The use of a module interface description in the synthesis of reliable software systems
The use of a module interface description in the synthesis of reliable software systems
Performance-oriented design of distributed systems
Performance-oriented design of distributed systems
Reconfigurable Hardware SAT Solvers: A Survey of Systems
IEEE Transactions on Computers
Guest Editors' Introduction: Advances in Configurable Computing
IEEE Design & Test
Implementation of recursive search algorithms in reconfigurable hardware
WISICT '05 Proceedings of the 4th international symposium on Information and communication technologies
High-level synthesis algorithm for the design of reconfigurable constant multiplier
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Robust Software Partitioning with Multiple Instantiation
INFORMS Journal on Computing
| Hi-index | 0.00 |
Gerald Estrin and his group at the University of California at Los Angeles did the earliest work on reconfigurable computer architectures. The early research, described here, provides pointers to work on models and tools for reconfigurable systems design and analysis.