Eduard Cerny
-
Optimization of synchronous circuits
Logic Synthesis and Verification
Solution of parallel language equations for logic synthesis
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design