Quantitative Analysis on Caching Effect of I-Structure Data in Frame-Based Multithreaded Processing

Authors:
Hyong-Shik Kim;Soonhoi Ha;Chu Shik Jhon
Affiliations:
-;-;-
Venue:
ICPP '97 Proceedings of the international Conference on Parallel Processing
Year:
1997

Citing 3
Cited 0

I-structures: data structures for parallel computing

ACM Transactions on Programming Languages and Systems (TOPLAS)
Analysis of multithreaded architectures for parallel computing

SPAA '90 Proceedings of the second annual ACM symposium on Parallel algorithms and architectures
Design of cache memories for multi-threaded dataflow architecture

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Since long latency due to remote memory access could be tolerated by rapidly switching to another thread in multithreaded processing, caching I-structure data is expected to have less beneficial effect on the performance than caching ordinary data. In this paper, we show that caching I-structure data could improve the overall performance in spite of latency tolerating property of multithreading. Our quantitative analysis reveals that the most important caching effect of I-structure data in frame-based multithreading is the enhancement of frame parallelism. It reduces the idle time due to latency by lowering latency sensitivity and at the same time decreases the thread processing time by exploiting more processors.