Process graph analyzer: a front end tool for VHDL behavior synthesis

• Authors:

• J. Bhasker

• Affiliations:

• Honeywell Corp. Sys. Developement Division, Golden Valley, MN

• Venue:
• Proceedings of the Twenty-First Annual Hawaii International Conference on Architecture Track
• Year:
• 1988