An Efficient Technique for Corner-Turn in SAR Image Reconstruction by Improving Cache Access

Authors:
H. Izumi;K. Sasaki;K. Nakajima;H. Sato
Affiliations:
-;-;-;-
Venue:
IPDPS '02 Proceedings of the 16th International Parallel and Distributed Processing Symposium
Year:
2002

Citing 8
Cited 1

Strategies for cache and local memory management by global program transformation

Journal of Parallel and Distributed Computing - Special Issue on Languages, Compilers and environments for Parallel Programming
The cache performance and optimizations of blocked algorithms

ASPLOS IV Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
Compiling nested data-parallel programs for shared-memory multiprocessors

ACM Transactions on Programming Languages and Systems (TOPLAS)
A parallel block implementation of Level-3 BLAS for MIMD vector processors

ACM Transactions on Mathematical Software (TOMS)
Tile size selection using cache organization and data layout

PLDI '95 Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation
Data-centric multi-level blocking

Proceedings of the ACM SIGPLAN 1997 conference on Programming language design and implementation
Impact of CC-NUMA Memory Management Policies on the Application Performance of Multistage Switching Networks

IEEE Transactions on Parallel and Distributed Systems
Blocking and array contraction across arbitrarily nested loops using affine partitioning

PPoPP '01 Proceedings of the eighth ACM SIGPLAN symposium on Principles and practices of parallel programming

Corner turn of SAR data based on multi-FPGAs parallel system

Computers and Electrical Engineering

Quantified Score

Hi-index	0.00

Visualization

Abstract

The performance improvements in SAR(Synthetic Aperture Radar) image reconstruction are one of the key issues in developing practical SAR image processing systems. In order to achieve this goal, we are working to develop an efficient algorithm to process the reconstruction on SMP (Symmetric Multi-processor). In our study, we are focusing on "corner-turn," a subprocess of the reconstruction, which becomes a bottleneck in conventional parallel algorithms because of intensive cache miss hits. We proposed an efficient technique SBCT for parallelizing "corner-turn," reducing cache miss hit. Our new scheme achieves about 25 times speed-up in the parallel "corner-turn" on 8 processors, which contributes to a total performance improvement in SAR image reconstruction of about 20%.