A Reconfigurable Content Addressable Memory

Authors:
Steve Guccione;Delon Levi;Daniel Downs
Affiliations:
-;-;-
Venue:
IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Year:
2000

Citing 2
Cited 1

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Associative Processor Architecture—a Survey

ACM Computing Surveys (CSUR)

Streams on wires: a query compiler for FPGAs

Proceedings of the VLDB Endowment

Quantified Score

Hi-index	0.00

Visualization

Abstract

Content Addressable Memories or CAMs are popular parallel matching circuits. They provide the capability, in hardware, to search a table of data for a matching entry. This functionality is a high performance alternative to popular software-based searching schemes. CAMs are typically found in embedded circuitry where fast matching is essential. This paper presents a novel approach to CAM implementation using FPGAs and run-time reconfiguration. This approach produces CAM circuits that are smaller, faster and more flexible than traditional approaches.