A Novel Superscalar Architecture for Fast DCT Implementation

Authors:
Zhang Yong;Min Zhang
Affiliations:
-;-
Venue:
IPDPS '00 Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing
Year:
2000

Citing 3
Cited 0

A video signal processor for MIMD multiprocessing

DAC '98 Proceedings of the 35th annual Design Automation Conference
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Digital Pictures: Representation, Compression, and Standards

Digital Pictures: Representation, Compression, and Standards

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a new superscalar architecture for fast discrete cosine transform (DCT). Comparing with the general SIMD architecture, it speeds up the DCT computation by a factor of two at the cost of small additional hardware overheads.