Protein Sequence Comparison on the Instruction Systolic Array

Authors:
Bertil Schmidt;Heiko Schröder;Manfred Schimmler
Affiliations:
-;-;-
Venue:
PaCT '01 Proceedings of the 6th International Conference on Parallel Computing Technologies
Year:
2001

Citing 7
Cited 0

The instruction systolic array, a parallel architecture for VLSI

Integration, the VLSI Journal
P-NAC: A Systolic Array for Comparing Nucleic Acid Sequences

Computer
Given's rotation on an instruction array.

on Parcella '88: Fourth International Workshop on Parallel Processing by Cellular Automata and Arrays
Processing in Memory: The Terasys Massively Parallel PIM Array

Computer
The Instruction Systolic Array - Implementation of a Low-Cost Parallel Architecture as Add-On Board for Personal Computers

HPCN Europe 1994 Proceedings of the nternational Conference and Exhibition on High-Performance Computing and Networking Volume II: Networking and Tools
Long Operand Arithmetic on Instruction Systolic Computer Architectures and Its Application in RSA Cryptography

Euro-Par '98 Proceedings of the 4th International Euro-Par Conference on Parallel Processing
A Parallel Accelerator Architecture for Multimedia Video Compression

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Molecular biologists frequently compare an unknown protein sequence with a set of other known sequences (a database scan) to detect functional similarities. Even though efficient dynamic programming algorithms exist for the problem, the required scanning time is still very high, and because of the exponential database growth finding fast solutions is of highest importance to research in this area. In this paper we present a new approach to biosequence database scanning on the instruction systolic array to gain high performance at low cost. To derive an efficient mapping onto this architecture, we designed a fine-grained parallel sequence comparison algorithm. This results in an implementation with significant runtime savings on Systola 1024, a parallel computer of this particular architecture.