Generating VHDL models from natural language descriptions
EURO-DAC '94 Proceedings of the conference on European design automation
Generating Validation Feedback for Automatic Interpretation of Informal Requirements
Formal Methods in System Design
Capture, Integration, and Analysis of Digital System Requirements with Conceptual Graphs
IEEE Transactions on Knowledge and Data Engineering
| Hi-index | 0.00 |