Modeling and Verification of Time Dependent Systems Using Time Petri Nets
IEEE Transactions on Software Engineering
An efficient state space generation for analysis of real-time systems
ISSTA '96 Proceedings of the 1996 ACM SIGSOFT international symposium on Software testing and analysis
Synthesising controllers from real-time specifications
ISSS '97 Proceedings of the 10th international symposium on System synthesis
Revisiting the concept of hypermedia document consistency
MULTIMEDIA '99 Proceedings of the seventh ACM international conference on Multimedia (Part 2)
A formal approach for the presentation of interactive multimedia documents
MULTIMEDIA '00 Proceedings of the eighth ACM international conference on Multimedia
An integrated environment for the presentation of consistent SMIL 2.0 documents
DocEng '01 Proceedings of the 2001 ACM Symposium on Document engineering
A Reachability Analysis of RT-LOTOS Specifications
Proceedings of the IFIP TC6 Eighth International Conference on Formal Description Techniques VIII
Minimization of Timed Transition Systems
CONCUR '92 Proceedings of the Third International Conference on Concurrency Theory
A Methodology for the Construction of Scheduled Systems
FTRTFT '00 Proceedings of the 6th International Symposium on Formal Techniques in Real-Time and Fault-Tolerant Systems
Symbolic Controller Synthesis for Discrete and Timed Systems
Hybrid Systems II
An Overview and Synthesis on Timed Process Algebras
CAV '91 Proceedings of the 3rd International Workshop on Computer Aided Verification
An Efficient Algorithm for Minimizing Real-time Transition Systems
CAV '93 Proceedings of the 5th International Conference on Computer Aided Verification
A Determinizable Class of Timed Automata
CAV '94 Proceedings of the 6th International Conference on Computer Aided Verification
Proceedings of the Real-Time: Theory in Practice, REX Workshop
Experience with RT-LOTOS, a temporal extension of the LOTOS formal description technique
Computer Communications
Modeling logical and temporal synchronization in hypermedia systems
IEEE Journal on Selected Areas in Communications
TURTLE: A Real-Time UML Profile Supported by a Formal Validation Toolkit
IEEE Transactions on Software Engineering
Designing consistent multimedia documents: the RT-LOTOS methodology
FORMATS'07 Proceedings of the 5th international conference on Formal modeling and analysis of timed systems
| Hi-index | 0.00 |
This paper introduces and formalizes a new variant of Timed Automata, called Time Labeled Scheduling Automata. A Time Labeled Scheduling Automaton is a single clock implementation model expressing globally the time constraints that a system has to meet. An algorithm is presented to show how a Time Labeled Scheduling Automaton can be synthesized from a minimal reachability graph derived from a high-level specification expressing the composition of different time constraints. It is shown how the reachability graph may be corrected before synthesizing the Time Labeled Scheduling Automaton to remove all its potentially inconsistent behaviors. Current applications of the model are the scheduling of interactive multimedia documents and a simple illustration is given in this area.