Modeling Propagation Delay of MUX, XOR, and D-Latch Source-Coupled Logic Gates

  • Authors:

  • M. Alioto;G. Palumbo

  • Affiliations:

  • -;-

  • Venue:
  • PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper, an analytical delay model of Source-Coupled Logic (SCL) gates is proposed. In particular, the multiplexer, the XOR and the D-latch gates are considered. The method starts from a linearization of SCL gates, and analysis of the equivalent circuit obtained is simplified by introducing the dominant-pole approximation. The delay expression obtained is quite simple and each term has an evident circuit meaning, hence it is useful to design. The model was validated by extensive comparison with Spectre simulations by using a 0.35-碌m CMOS technology. Results show that the predicted delay values agree well with simulated results.