Self-Timed Architecture of a Reduced Instruction Set Computer

Authors:
Ilana David;Ran Ginosar;Michael Yoeli
Affiliations:
-;-;-
Venue:
Proceedings of the IFIP WG10.5 Working Conference on Asynchronous Design Methodologies
Year:
1993

Kin: a high performance asynchronous processor architecture

ICS '98 Proceedings of the 12th international conference on Supercomputing
On the Performance Evaluation of Fully Asynchronous Processor Architectures

MASCOTS '95 Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems
Static Scheduling of Instructions on Micronet-based Asynchronous Processors

ASYNC '96 Proceedings of the 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems

Hi-index	0.00