Automatic verification of finite-state concurrent systems using temporal logic specifications
ACM Transactions on Programming Languages and Systems (TOPLAS)
Action versus state based logics for transition systems
Proceedings of the LITP spring school on theoretical computer science on Semantics of systems of concurrent processes
A Formal Verification Environment for Railway Signaling System Design
Formal Methods in System Design - Special issue: industrial critical systems
The Byzantine Generals Problem
ACM Transactions on Programming Languages and Systems (TOPLAS)
Formal Reasoning on Fault Coverage of Fault Tolerant Techniques: A Case Study
EDCC-1 Proceedings of the First European Dependable Computing Conference on Dependable Computing
Verifying hardware components within JACK
CHARME '95 Proceedings of the IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Automatic Verification of a Hydroelectric Power Plant
FME '96 Proceedings of the Third International Symposium of Formal Methods Europe on Industrial Benefit and Advances in Formal Methods
CAV '90 Proceedings of the 2nd International Workshop on Computer Aided Verification
| Hi-index | 0.00 |
In this paper we report the experience carried out to specify and validate the Inter-consistency mechanism developed within the European project GUARDS as a component of an architecture for embedded safety-critical systems. The validation approach is based on model checking technique and exploits the verification methodology supported by the JACK environment. The properties that guarantee the desired behaviour of the mechanism are specified as temporal logic formulae; the JACK model checker is then used to verify that the behaviour of the mechanism satisfies such properties also in presence of faults.