Exploiting Symmetry When Verifying Transitor-Level Circuits by Symbolic Trajectory Evaluation

  • Authors:
  • Manish Pandey;Randal E. Bryant

  • Affiliations:
  • -;-

  • Venue:
  • CAV '97 Proceedings of the 9th International Conference on Computer Aided Verification
  • Year:
  • 1997

Quantified Score

Hi-index 0.00

Visualization

Abstract