A Formal Verification Environment for Railway Signaling System Design
Formal Methods in System Design - Special issue: industrial critical systems
Automatic verification of railway interlocking systems: a case study
FMSP '98 Proceedings of the second workshop on Formal methods in software practice
Reduced Models for Efficient CCS Verification
Formal Methods in System Design
DELFIN+: An efficient deadlock detection tool for CCS processes
Journal of Computer and System Sciences
Formal Verification of Concurrent Systems via Directed Model Checking
Electronic Notes in Theoretical Computer Science (ENTCS)
| Hi-index | 0.00 |