C5M—a control logic layout synthesis system for high-performance microprocessors
Proceedings of the 1997 international symposium on Physical design
Layer assignment for yield enhancement
DFT '95 Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems
Hi-index | 0.00 |