A Reconfigurable Hardware Tool for High Speed Network Simulation

Authors:
Cyril Labbé;Frédéric Reblewski;Serge Martin;Jean-Marc Vincent
Affiliations:
-;-;-;-
Venue:
TOOLS '98 Proceedings of the 10th International Conference on Computer Performance Evaluation: Modelling Techniques and Tools
Year:
1998

Citing 6
Cited 0

Simultaneity in discrete-time single server queues with Bernoulli inputs

Performance Evaluation
Circuit synthesis with VHDL

Circuit synthesis with VHDL
Survey of ATM switch architectures

Computer Networks and ISDN Systems
Serial fault emulation

DAC '96 Proceedings of the 33rd annual Design Automation Conference
A reconfigurable hardware approach to network simulation

ACM Transactions on Modeling and Computer Simulation (TOMACS)
Can Self-Similar Traffic Be Modeled by Markovian Processes?

IZS '96 Proceedings of the 1996 International Zurich Seminar on Digital Communications: Broadband Communications - Networks, Services, Applications, Future Directions

Quantified Score

Hi-index	0.00

Visualization

Abstract

Estimation of rare events probabilities (such as loss rate) in high speed network remains in most cases an open problem. To address this problem, a flexible hardware testbed for simulation of ATM-based networks has been used. The goal of this article is to present this simulation technique. It is shown that this technique can be used to highlight rare events, such as realistic packet loss probability in high-speed networks.