Journal of Parallel and Distributed Computing
High-radix algorithms for high-order arithmetic operations
High-radix algorithms for high-order arithmetic operations
A method for calculation of the square root using combinatorial logic
Journal of VLSI Signal Processing Systems
Hitting the memory wall: implications of the obvious
ACM SIGARCH Computer Architecture News
IEEE Transactions on Parallel and Distributed Systems
Powering by a Table Look-Up and a Multiplication with Operand Modification
IEEE Transactions on Computers
Faithful Bipartite ROM Reciprocal Tables
ARITH '95 Proceedings of the 12th Symposium on Computer Arithmetic
Faithful Interpolation in Reciprocal Tables
ARITH '97 Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97)
Generating a Power of an Operand by a Table Look-up and a Multiplication
ARITH '97 Proceedings of the 13th Symposium on Computer Arithmetic (ARITH '97)
A Suggestion for a High-Speed Parallel Binary Divider
IEEE Transactions on Computers
| Hi-index | 0.00 |
System and processor architectures depend on changes in technology. Looking ahead as die density and speed increase, power consumption and on chip interconnection delay become increasingly important in defining architecture tradeoffs. While technology improvements enable increasingly complex processor implementations, there are physical and program behavior limits to the usefulness of this complexity at the processor level. The architecture emphasis then shifts to the system: integrating controllers, signal processors, and other components with the processor to achieve enhanced system performance. In dealing with these elements, adaptability or reconfiguration is essential for optimizing system performance in a changing application environment. Ah ierarchy of adaptation is proposed based on flexible processor architectures, traditional FPL, and a new coarse grain adaptive arithmetic cell. The adaptive arithmetic cell offers high-performance arithmetic operations while providing computational flexibility. The proposed cell offers efficient and dynamic reconfiguration of the arithmetic units. Hybrid fine and coarse grain techniques may offer the best path to the continued evolution of the processor-based system.