Wordlength as an Architectural Parameter for Reconfigurable Computing Devices

Authors:
Tony Stansfield
Affiliations:
-
Venue:
FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Year:
2002

Citing 2
Cited 1

A reconfigurable arithmetic array for multimedia applications

FPGA '99 Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays
Reconfigurable Architectures for General-Purpose Computing

Reconfigurable Architectures for General-Purpose Computing

An FPGA architecture with enhanced datapath functionality

FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

Quantified Score

Hi-index	0.01

Visualization

Abstract

For a Reconfigurable Computing device the wordlength - the size of the basic unit of data transported by the routing network and operated on by the processing elements - is a key parameter. This paper shows that wordlengths around 4 or 5 represent a "sweet spot" that optimizes the fraction of the silicon area that is used for processing rather than routing.