A New LFSR with D and T Flip-Flops as an Effective Test Pattern Generator for VLSI Circuits
EDCC-3 Proceedings of the Third European Dependable Computing Conference on Dependable Computing
Test-Per-Clock Logic BIST with Semi-Deterministic Test Patterns and Zero-Aliasing Compactor
Journal of Electronic Testing: Theory and Applications
Hi-index | 0.00 |