Logic Minimization Algorithms for VLSI Synthesis
Logic Minimization Algorithms for VLSI Synthesis
A Knowledge-Based Logic Design System
IEEE Design & Test
Avoiding game over: bringing design to the next level
Proceedings of the 49th Annual Design Automation Conference
Hi-index | 0.00 |