FPGA Implementation of a Rational Adder

• Authors:

• Tudor Jebelean

• Affiliations:

• -

• Venue:
• FPL '95 Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications
• Year:
• 1995