Reconfigurable Systems: New Activities in Asia
FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
Fast discrete Fourier transform computations using the reduced adder graph technique
EURASIP Journal on Applied Signal Processing
Hi-index | 0.00 |