Fulvio Corno;Paolo Prinetto;Matteo Sonza Reorda
-;-;-
Random pattern testability of memory control logic
VTS '97 Proceedings of the 15th IEEE VLSI Test Symposium
Multimode scan: Test per clock BIST for IP cores
ACM Transactions on Design Automation of Electronic Systems (TODAES)