SystemC
Fault Models and Test Generation for Hardware-Software Covalidation
IEEE Design & Test
Clock domain crossing fault model and coverage metric for validation of SoC design
Proceedings of the conference on Design, automation and test in Europe
Hi-index | 0.00 |