Fast Primitives for Internal Data Scrambling in Tamper Resistant Hardware

Authors:
Eric Brier;Helena Handschuh;Christophe Tymen
Affiliations:
-;-;-
Venue:
CHES '01 Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems
Year:
2001

Citing 4
Cited 2

Smart Card Handbook

Smart Card Handbook
Arithmetic Design for Permutation Groups

CHES '99 Proceedings of the First International Workshop on Cryptographic Hardware and Embedded Systems
Design principles for tamper-resistant smartcard processors

WOST'99 Proceedings of the USENIX Workshop on Smartcard Technology on USENIX Workshop on Smartcard Technology
Tamper resistance: a cautionary note

WOEC'96 Proceedings of the 2nd conference on Proceedings of the Second USENIX Workshop on Electronic Commerce - Volume 2

A comparative cost/security analysis of fault attack countermeasures

FDTC'06 Proceedings of the Third international conference on Fault Diagnosis and Tolerance in Cryptography
A tutorial on physical security and side-channel attacks

Foundations of Security Analysis and Design III

Quantified Score

Hi-index	0.01

Visualization

Abstract

Although tamper-resistant devices are specifically designed to thwart invasive attacks, they remain vulnerable to micro-probing. Among several possibilities to provide data obfuscations, keyed hardware permutations can provide compact design and easy diversification. We discuss the efficiency of such primitives, and we give several examples of implementations, along with proofs of effectively large key-space.