An Algorithm for the Multi-Level Minimazation of Reed-Muller Rpresentations

Authors:
Jonathan Saul
Affiliations:
-
Venue:
ICCD '91 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
Year:
1991

Citing 0
Cited 3

Combinational logic synthesis for LUT based field programmable gate arrays

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Technology mapping on a multi-output logic module built around Cellular Automata Array for a new FPGA architecture

VLSID '95 Proceedings of the 8th International Conference on VLSI Design
Synthesis of multi-level dual reed-muller expressions

NANOTECHNOLOGY'09 Proceedings of the 1st WSEAS international conference on Nanotechnology

Quantified Score

Hi-index	0.01

Visualization

Abstract