Pipelined scheduling of tiled nested loops onto clusters of SMPs using memory mapped network interfaces

  • Authors:

  • Maria Athanasaki;Aristidis Sotiropoulos;Georgios Tsoukalas;Nectarios Koziris

  • Affiliations:

  • National Technical University of Athens, Computing Systems Laboratory;National Technical University of Athens, Computing Systems Laboratory;National Technical University of Athens, Computing Systems Laboratory;National Technical University of Athens, Computing Systems Laboratory

  • Venue:
  • Proceedings of the 2002 ACM/IEEE conference on Supercomputing
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes the performance benefits attained using enhanced network interfaces to achieve low latency communication. We present a novel, pipelined scheduling approach which takes advantage of DMA communication mode, to send data to other nodes, while the CPUs are performing calculations. We also use zero-copy communication through pinned-down physical memory regions, provided by NIC's driver modules. Our testbed concerns the parallel execution of tiled nested loops onto a cluster of SMP nodes with single PCI-SCI NICs inside each node. In order to schedule tiles, we apply a hyperplane-based grouping transformation to the tiled space, so as to group together independent neighboring tiles and assign them to the same SMP node. Experimental evaluation illustrates that memory mapped NICs with enhanced communication features enable the use of a more advanced pipelined (overlapping) schedule, which considerably improves performance, compared to an ordinary blocking schedule, implemented with conventional, CPU and kernel bounded, communication primitives.