Optimization of a fully integrated low power CMOS GPS receiver

Authors:
Peter Vancorenland;Philippe Coppejans;Wouter De Cock;Paul Leroux;Michiel Steyaert
Affiliations:
Katholieke Universiteit Leuven, ESAT MICAS Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, ESAT MICAS Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, ESAT MICAS Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, ESAT MICAS Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium;Katholieke Universiteit Leuven, ESAT MICAS Kasteelpark Arenberg 10, B-3001 Heverlee, Belgium
Venue:
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Year:
2002

Citing 2
Cited 1

Optimal RF design using smart evolutionary algorithms

Proceedings of the 37th Annual Design Automation Conference
CYCLONE: automated design and layout of RF LC-oscillators

Proceedings of the 37th Annual Design Automation Conference

Phase-locked loop synthesis using hierarchical divide-and-conquer multi-optimization

Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes an optimization technique able to optimize a complete wireless receiver architecture in a reasonable amount of time. The optimizer alternates between spice level optimizations of simple building blocks and a full architecture optimization of the whole based on accurate models of the building blocks. The models of the building blocks are interpolated over the data points acquired in the Spice level simulations. The optimizer technique has been applied to the optimization of an architecture for a GPS receiver. The optimal design has been implemented in a standard 0.25μm CMOS process.