An adjacency-based test pattern generator for low power BIST design

  • Authors:
  • P. Girard;L. Guiller;C. Landrault;S. Pravossoudovitch

  • Affiliations:
  • -;-;-;-

  • Venue:
  • ATS '00 Proceedings of the 9th Asian Test Symposium
  • Year:
  • 2000

Quantified Score

Hi-index 0.00

Visualization

Abstract

A new BIST TPG design that is comprised of an Adjacency-based TPG plus a conventional pseudo-random TPG (i.e. a LFSR) is presented in this paper. When used to generate test patterns for test-per-clock BIST, it reduces the number of transitions that occur in the CUT and hence decreases the average and peak power consumption during testing. Moreover, the total energy consumption during BIST is also reduced since the test length produced by the mixed TPG is roughly the same as the test length produced by a classical LFSR-based TPG to reach the same fault coverage. Note that this TPG design has been developed to deal with strongly connected circuits with a small number of inputs.