Logic Synthesis and Optimization
Logic Synthesis and Optimization
Fault Diagnosis and Repair of Cutpoint Cellular Arrays
IEEE Transactions on Computers
Multiple-Valued Logic its Status and its Future
IEEE Transactions on Computers
IEEE Transactions on Computers
Combinational and Sequential Cellular Structures
IEEE Transactions on Computers
| Hi-index | 0.00 |
In this paper, we discuss easily testable cellular arrays that are constructed from Multiple-valued Decision Diagrams (MDD's). The cellular arrays consist of cells having simple switch functions. Since control inputs that specify switches of cells are determined easily by tracing paths activated in MDD's, our method for constructing cellular arrays is simple. We propose fault tests for multiple stuck-at faults of switch cells. We can locate any row having at least one faulty cell. We apply our array to the realizations of numerous binary and multiple-valued logic functions and compare our array with other cellular arrays.