Case Studies of Model Checking for Embedded System Designs

Authors:
Xi Chen;Harry Hsieh;Felice Balarin;Yosinori Watanabe
Affiliations:
-;-;-;-
Venue:
ACSD '03 Proceedings of the Third International Conference on Application of Concurrency to System Design
Year:
2003

Citing 0
Cited 3

Automatic generation of equivalent architecture model from functional specification

Proceedings of the 41st annual Design Automation Conference
A formalism for functionality preserving system level transformations

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Verification of system level model transformations

International Journal of Parallel Programming

Quantified Score

Hi-index	0.00

Visualization

Abstract

As modern embedded systems become more integrated and complex, it is crucial to be able to represent systems at multiple levels of abstraction, so that the design space can be effectively explored by successive re.nements and abstractions. In this paper, we present a formal verification methodology and case studies for property verification of designs represented at different abstraction levels. Utilizing Metropolis meta-model (MMM), Y-chart Application Programmer's Interface (YAPI), an automatic translator, and the model checker SPIN, we verify properties for both system level representations and refined representations.