Automatic generation of equivalent architecture model from functional specification

Authors:
Samar Abdi;Daniel Gajski
Affiliations:
University of California, Irvine, CA;University of California, Irvine, CA
Venue:
Proceedings of the 41st annual Design Automation Conference
Year:
2004

Citing 6
Cited 4

Communicating sequential processes

Communicating sequential processes
Behavior-preserving transformations for high-level synthesis

Proceedings of the Mathematical Sciences Institute workshop on Hardware specification, verification and synthesis: mathematical aspects
A Calculus of Communicating Systems

A Calculus of Communicating Systems
Introduction to Process Algebra

Introduction to Process Algebra
Case Studies of Model Checking for Embedded System Designs

ACSD '03 Proceedings of the Third International Conference on Application of Concurrency to System Design
Synthesizing operating system based device drivers in embedded systems

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Reusable component IP design using refinement-based design environment

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Verification of system level model transformations

International Journal of Parallel Programming
A synchronization algorithm for local temporal refinements in perfectly synchronous models with nested feedback loops

Proceedings of the 17th ACM Great Lakes symposium on VLSI
Synchronization after design refinements with sensitive delay elements

CODES+ISSS '07 Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an algorithm for automatic generation of an architecture model from a functional specification, and proves its correctness. The architecture model is generated by distributing the intended system functionality over various components in the platform architecture. We then define simple transformations that preserve the execution semantics of system level models. Finally, the model generation algorithm is proved correct using our transformations. As a result, we have an automated path from a functional model of the system to an architectural one and we need to debug and verify only the functional specification model, which is smaller and simpler than the architecture model. Our experimental results show significant savings in both the modeling and the validation effort.