A multi-sender asynchronous extension to the AER protocol

Authors:
J. Lazzaro;J. Wawrzynek
Affiliations:
-;-
Venue:
ARVLSI '95 Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSI'95)
Year:
1995

Citing 3
Cited 5

Wiring considerations in analog VLSI systems, with application to field-programmable networks

Wiring considerations in analog VLSI systems, with application to field-programmable networks
Visual representations of speech signals

Visual representations of speech signals
Systems Technologies for Silicon Auditory Models

IEEE Micro

Speech Recognition Experiments with Silicon Auditory Models

Analog Integrated Circuits and Signal Processing
Controlling bipedal movement using optic flow

Optic flow and beyond
CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking

IEEE Transactions on Neural Networks
Network-on-Chip Architectures for Neural Networks

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
Scalable network-on-chip architecture for configurable neural networks

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The address-event representation (AER) is an asynchronous point-to-point communications protocol for silicon neural systems. This paper describes an extension of the AER protocol that allows multiple AER senders to share a common bus. A fully-functional silicon implementation of the extended protocol is described, as well as a functional board-level system of several of these chips sharing a common bus.